- š Hi, Iām @dipalidash
- š Iām interested in learning Verilog/System Verilog RTL code and python for automation...
- š± Iām currently learning Verification using SV...
- šļø Iām looking to collaborate on small RTL project...
- š« How to reach me on ...
- š Pronouns: ...
- ā” Fun fact: ...
dipalidash Goto Github PK
Type: User