Comments (8)
Tried reverting to 5e3383c
(which is the last commit before the "cleanup") and this works as expected.
So definitely something got broken ...
from litepcie.
Checked 76c7381ad8d7eab01020fd9bbe0249166535f2a8
and it fails (it's the merge commit of the "cleanup").
I'm looking at the phy req_sink
and what's sent seems similar in both cases, but what comes back is not :/
from litepcie.
from litepcie.
For some reason the straddle option is turned on in uspciephy.py
and usppciephy.py
but the conversion logic doesn't support that mode of operation at all ...
"AXISTEN_IF_RC_STRADDLE" : True,
Turning that off fixes my issue.
I'm not sure how it works for anyone with that enabled ...
from litepcie.
My bad ... this fix is not complete. It's one problem but 526a3d05aafcf8877b7cb9f893de82f3bd85a6e4
also breaks it ...
from litepcie.
I think that commit hasn't been tested when address_width
== 32.
Or when on zynq mp ( device ID == xczu
)
from litepcie.
xczu
is maybe missing here:
litepcie/litepcie/tlp/packetizer.py
Line 807 in 600bd13
from litepcie.
Yes, it is.
But that alone doesn't solve the problem.
If I set address_width = 64
(and add xczu), then it works.
But in 32 bit mode it doesn't. The address ends up wrong on what's sent to the core ( upper and lower 32 bits are swapped ).
from litepcie.
Related Issues (20)
- litecpie dma test result in error HOT 3
- there is no packet separation capability for dma HOT 3
- flawed DMA driver HOT 1
- Is it ASIC proven? HOT 1
- CrossClockDomain FIFO depth too shallow causes inefficiencies HOT 1
- Compute Express Link (CXL) support HOT 2
- Support of Non-Transparent Bridge (NTB) for inter-domain communication through PCIe interfaces. HOT 3
- No Rx TLP with s7pciephy
- Problems with inter clock timing
- [NiteFury] Device not enumerating with x1 x2 HOT 4
- dma_test with external loopback HOT 1
- Implementing a versatile PCIe switch using LitePCIe HOT 1
- MSI stalls on Ultrascale+ HOT 2
- DMA prog mode status register race condition / early-update HOT 2
- [Feature request] Implementation of a Root Complex HOT 1
- PCIe on UltraScalePlus with 256 bit width is broken HOT 4
- Expanding spiflash functionality in c++ driver with I2C bitbang and SPIMaster functions HOT 6
- The tlast signal doesn't seem to be working
- SIGKILL when doing a dma_test with zero-copy?
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from litepcie.