katce Goto Github PK

3dobj2opengl

Converts 3D object file into a opengl header with vertices, normals and texture arrays.

comparison-of-formal-and-simulation

crowdless-flutter-prototype

#VersusVirus

hdlconvertor

Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4

hdlconvertor_issue_185

hdlparse

Simple parser for extracting VHDL documentation

ibex

Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

katce

Config files for my GitHub profile.

kronos

Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations

pyverilog_issue_125

riscv-dv

Random instruction generator for RISC-V processor verification

riscv-isa-sim

Spike, a RISC-V ISA Simulator

yosys_issue_3773

Minimized example to reproduce yosys issue 3773