my-yangj Goto Github PK

2019-snakemake-cli

Snakemake workflows as command line utilities

axi

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

block-inclusivecache-sifive

cloud-hypervisor

A rust-vmm based cloud hypervisor

constellation

A Chisel RTL generator for network-on-chip interconnects

corundum

Open source, high performance, FPGA-based NIC

dromajo

RISC-V RV64GC emulator designed for RTL co-simulation

dynaconf

Configuration Management for Python ⚙

firesim

FireSim: Easy-to-use, Scalable, FPGA-accelerated Cycle-accurate Hardware Simulation in the Cloud

flux-compose

A Flux cluster running in docker compose! 😎️

freeipa-cloud-prov

FreeIPA in Docker on CoreOS on DigitalOcean provisioner

greta-oto

An open source GNSS receiver

ibex

Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

logic

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

logik

h/w dev-ops

mini-arm-os

Build a minimal multi-tasking OS kernel for ARM from scratch

my-dockerfiles

opae-sim

opae-xilinx

OPAE porting to Xilinx FPGA devices.

openc910

OpenXuantie - OpenC910 Core

openfpga

An Open-source FPGA IP Generator

opentimer

A High-performance Timing Analysis Tool for VLSI Systems

opentitan

OpenTitan: Open source silicon root of trust

riscv-boom

SonicBOOM: The Berkeley Out-of-Order Machine

riscv-dv

Random instruction generator for RISC-V processor verification

uvmc

Connecting SystemC with SystemVerilog

xilinxvirtualcable