pg1770 Goto Github PK

arkanoidonverilog

An Arkanoid-like game using Verilog.

beatcounter

Detect tempo in BPM for a track

bme-diplomaterv-sablon

BME Diplomaterv Portálon lévő word dokumentum alapján készített LaTeX sablon

brainfuck-processor

A brainfuck system in Verilog

django

The Web framework for perfectionists with deadlines.

dspfilters

A Collection of Useful C++ Classes for Digital Signal Processing

ec0

Version of the ec engineering calculator suitable for older versions of python

eeprom_chipscope

Using chipscope to write and read string(16 bytes) to the EEPROM

fft-dit-fpga

Verilog module for calculation of FFT.

fpga-hdl

A set of small Verilog projects, to simulate and implement on FPGA development boards

fpga_debug

helloled-qsysjtagdebugonde0

Hello LED by Qsys Jtag Debug with System Console tcl code on DE0(Altera Cyclone III FPGA)

juce

The JUCE cross-platform C++ framework.

juce-api-documentation

Auto-generated class API documentation for the JUCE c++ library.

kakoune

mawww's experiment for a better code editor

lane-detecting-using-hough-transform

linux-xlnx

The official Linux kernel from Xilinx

logsys_acl

mdsynth

FPGA-based synthesizer in VHDL for the Xilinx Spartan-3A and Spartan-3E Starter Kits

minesweeper_java

opencl-aes

OpenCL support for OpenSSL (currently only AES is implemented)

pluginparameters

Basic parameter engine suitable for VST and AU audio plugins

pong

PONG game on Nexys3, in Verilog.

pong-1

Pong game on an FPGA in Verilog.

sd-stopwatch

stopwatch verilog

sega-system-for-fpga

FPGA Sega in Verilog, for Xilinx Virtex, circa 2002. Has an emulator thrown in, to simplify FPGA debugging.

sequencer

Implemented a sequencer on an FPGA. Enclosed is the Verilog code

simpledj

A self-contained set of cross platform applications and audio plugins.

sockit_cdc

clock domain crossing FIFO

spi_wishbone_ra

Simulated Wishbone Bus Signals control Microchip SPI RAM model