Comments (3)
Hi,
I'm sorry, but I actually haven't looked into extreme customizations of the PCIe core on this level. For the use cases I had it's been sufficient to do simpler customizations.
Some ideas though. If these values exist in the "DRP" debug port you may be able to override these values before the PCIe core is brought online by the PCILeech firmware.
Also, others have edited the PCIe core verilog source code files to achieve a pretty much full customization, so it's certainly possible. I haven't done this though.
Sorry for not being able to give a better answer than this right now :\
from pcileech-fpga.
from pcileech-fpga.
I have not looked into changing those specific bytes, but as I mentioned it's probably possible to do that by using the "DRP" debug port or by editing the PCIe core either the verilog files or the .xci file.
You could look into this setting and similar ones to see if it's of any help: https://github.com/ufrisk/pcileech-fpga/blob/e13b8378e6d2d271a70b5e5c687e8e52fa368f09/PCIeSquirrel/ip/pcie_7x_0.xci#L428C119-L428C119
from pcileech-fpga.
Related Issues (20)
- Does the firmware support Kintex 7 Chips? HOT 1
- Q about TLP completion timeout HOT 1
- Xilinx PCIe parameters HOT 3
- Q on receiving data from FPGA HOT 3
- Question: Can I effectively use the Screamer PCIe Squirrel in a single PC setup. HOT 1
- 0x55556666 padding in the middle of receiving a TLP? HOT 4
- This device cannot be started. (Code 10) HOT 1
- pls help me HOT 2
- About solutions to some problems and some overlooked code. HOT 13
- Advice Request: Ported project to new board and 1Gbit Ethernet, how can I make it faster? HOT 5
- Is it possible to limit the number and frequency of TLPs that are actively sent on the software side?
- Keys HOT 1
- memory issue HOT 1
- Leetdma Abnormal speed measurement
- Leetdma Abnormal speed measurement HOT 2
- How to fix disconnect to the fpga board HOT 1
- ERROR: [Common 17-170] Error when generating project files HOT 6
- zdma ip core seems to be broken HOT 1
- MPVDMA HOT 1
- Why using 7 Series FPGAs Integrated Block for PCI Express ip core instead of others? HOT 1
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from pcileech-fpga.