windyqiao Goto Github PK

5gnr

antikernel

The Antikernel operating system project

cofdm-qpsk

The performance of a COFDM wireless communication system over ITU VA Channel is evaluated

dcp6

John Stephenson's DCP6 Direct Conversion SDR

design-and-verification-of-ldpc-decoder

- Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and parallel architecture. - Created modules for all variants of the variable node unit(VNU) and the check-node unit(CNU) based on the H matrix. Created script for module instantiation of VNU and CNU as per the H matrix. - Verified the functionality of the Verilog implementation by self-checking test-bench in Verilog to compare the results with Matlab.

gnss-sdr

GNSS-SDR, an open source GNSS software defined receiver

gr-air-modes

Gnuradio Mode-S/ADS-B radio

gr-dvbt

DVB-T implementation in gnuradio

hackrf

low cost software radio platform

hdl

HDL libraries and projects

icicle-kit-reference-design

PolarFire SoC Icicle Kit Libero reference design

mil-std-1553b-soc

development interface mil-std-1553b for system on chip

mycode

ofdm

OFDM modem

ofdm-baseband

Verilog实现OFDM基带

ofdm_802_11

ofdm_802_16

ofdm_802_22

ofdm_modem

openofdm

Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.

openwifi-hw

FPGA/hardware design of openwifi

polarfire-soc-bare-metal-examples

Bare metal example software projects for PolarFire SoC

rfsoc_ofdm

PYNQ example of an OFDM Transmitter and Receiver on RFSoC.

sitcp_sample_code_for_kc705_gmii

wimax_ofdm

Partial Verilog implimentation of a WiMAX OFDM Phy