Comments (3)
It may also be a difference in versions of SystemVerilog as you point out in the other thread.
from yosys.
I would assume that the two tools that you mentioned parse this as an empty module item, not an optional semicolon at the end of the statement. However, I don't think an empty module item is part of either Verilog or SystemVerilog.
Also: '0'
is not a valid Verilog expression. The strings 0
and "0"
both would be..
I thought I'd add support for empty module items and just print a warning for them, but as it turns out, at least the naive way of doing that would introduce reduce/reduce conflicts into the Yosys Verilog parser. So I'm not adding support for that..
from yosys.
First of, sorry about '0', it should just have been 0, or 1'b0 - I wrote this minimal example from a more complicated one without testing it before submitting the ticket.
I am not sure what you mean by an "empty module item". Whether or not I have a semicolon at the "end" keyword, the code works and it behaves the same in both case, hence, the phrasing optional. Just to be sure that you understood me correctly here are the two versions:
module top(A, clk, rst);
input clk, rst;
output A;
always @(posedge clk, posedge rst) begin
A <= 0;
end;
endmodule
vs.
module top(A, clk, rst);
input clk, rst;
output A;
always @(posedge clk, posedge rst) begin
A <= 0;
end
endmodule
This is not a reopening of the ticket, I just wanted to make sure that I was clear enough in the first ticket.
from yosys.
Related Issues (20)
- Inconsistency Issue with Continuous Assignment Error after FSM Optimization using opt_dff and Other Passes HOT 4
- synthesis adder chain HOT 1
- i386 (only) test failure: Error opening grom.fst as FST file HOT 8
- latexpdf docs build fails due to emoji character HOT 3
- Allow disabling NodeFS dependency for Emscripten HOT 5
- Celltype `$alu` is marked evaluable but misses eval implementation
- Absolute line numbers with here-docs
- `$print` cells converted from `$display` tasks don't sample signals according to Verilog semantics HOT 2
- no FSM in design, execute "synth" without "-nofsm", some logic is recognized as FSM and the number of register will become more
- cmp_tbdata: Text file busy test error on arm64
- commit 9f8e039a4 causes tests/arch/nexus to segfault on Fedora builds HOT 3
- "Failed to resolve identifier XXX for width detection" with System Verilog interface element HOT 1
- Failed to parse Verilog code with escaped identifiers HOT 1
- "write_json" sometimes preserves the leading "\" of an escaped identifier, sometimes not. HOT 3
- SEGFAULT when reading attached Verilog and running hierarchy HOT 2
- <<EOT doesn't work from the command line
- Multibit `reg` crashes Yosys without an error HOT 2
- In cxxrtl case item expressions are compared in an unexpected order HOT 3
- `DP16KD` blackbox model is missing at least `CLKAMUX` and `CLKBMUX` ports.
- Write first RAM using blocking assignments synthesized as Read first RAM HOT 1
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from yosys.