Giter VIP home page Giter VIP logo

Jude Zhang's Projects

amba-sva icon amba-sva

Medium Access Control layer of 802.15.4

edalize icon edalize

An abstraction library for interfacing EDA tools

fusesoc icon fusesoc

FuseSoC is a package manager and a set of build tools for FPGA/ASIC development

gitflow icon gitflow

Git extensions to provide high-level repository operations for Vincent Driessen's branching model.

gmssl icon gmssl

支持SHA-512/224 SHA-512/256算法的Gmssl分支

gnu-eprog icon gnu-eprog

Embedded Programming with the GNU Toolchain

go2uvm icon go2uvm

Main repo for Go2UVM source code, examples and apps

honcho icon honcho

Honcho: a python clone of Foreman. For managing Procfile-based applications.

logic icon logic

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

my_vimrc icon my_vimrc

:dragon_face:Jude's vimrc for DV work(fine tuning for SV/UVM)

open_regmodel icon open_regmodel

:hatched_chick:Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.

peakrdl-regblock icon peakrdl-regblock

Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.

poc icon poc

IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Technische Universität Dresden, Germany

pypyr icon pypyr

pypyr task-runner cli & api for automation pipelines. Automate anything by combining commands, different scripts in different languages & applications into one pipeline process.

python-ipxact icon python-ipxact

Accellera (http://www.accellera.org) IP-XACT (SPIRIT) Python Class Bindings

ralbot-gen icon ralbot-gen

Uset systemRDL to generate UVM regmodel or Verilog C use header files

ralbot-header icon ralbot-header

:beetle:Generate C/Verilog header file from compiled SystemRDL input

smtdv icon smtdv

make your verilog DUT test more smart

sv_bfms icon sv_bfms

SystemVerilog BFMs with bindings for UVM, etc

system-rdl-preprocess icon system-rdl-preprocess

This project is used to develop a script to support the preprocess code that defined in System RDL spec 1.0.

Recommend Projects

  • React photo React

    A declarative, efficient, and flexible JavaScript library for building user interfaces.

  • Vue.js photo Vue.js

    🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.

  • Typescript photo Typescript

    TypeScript is a superset of JavaScript that compiles to clean JavaScript output.

  • TensorFlow photo TensorFlow

    An Open Source Machine Learning Framework for Everyone

  • Django photo Django

    The Web framework for perfectionists with deadlines.

  • D3 photo D3

    Bring data to life with SVG, Canvas and HTML. 📊📈🎉

Recommend Topics

  • javascript

    JavaScript (JS) is a lightweight interpreted programming language with first-class functions.

  • web

    Some thing interesting about web. New door for the world.

  • server

    A server is a program made to process requests and deliver data to clients.

  • Machine learning

    Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.

  • Game

    Some thing interesting about game, make everyone happy.

Recommend Org

  • Facebook photo Facebook

    We are working to build community through open source technology. NB: members must have two-factor auth.

  • Microsoft photo Microsoft

    Open source projects and samples from Microsoft.

  • Google photo Google

    Google ❤️ Open Source for everyone.

  • D3 photo D3

    Data-Driven Documents codes.