adarsh-kumar-nayak / risc-v-single-cycle-processor-sum-of-n-numbers Goto Github PK
View Code? Open in Web Editor NEWThis project provides an insight into the internal verification of a 32-bit single cycle processor that implements the Reduced Instruction Set-V and displayed on seven segment on Basys3 FPGA board. The hardware structures were realized using Verilog Hardware Description Language.
License: MIT License