anthonyarusso / systolic-array Goto Github PK

Simulation using Icarus Verilog currently fails while simulation using Verilator succeeds. A solution must be found to make the code base pass simulation under both.

The inputs to the systolic array would not be captured to registers without providing a manual clock cycle delay for consumption. This solution is not ideal. Find a way to have the array's inputs capture the necessary data in a single clock cycle.