I'm a Computer Engineering student and I'm currently interested in learning the fundamentals of IT, ranging from infrastructure to development.
assisraphael / banco_de_registradores_verilog Goto Github PK
View Code? Open in Web Editor NEWEsse repositório contém um banco de registradores com 8 registradores de 16 bits implementado na HDL Verilog.