MIPS R3000 processor verilog code to be synthesized on Spartan 3E FPGA board.
License: MIT License
Verilog 100.00%
mips-verilog-1's Introduction
MIPS R3000 Verilog Code
MIPS R3000 processor verilog code to be synthesized on Spartan 3E FPGA board.
This project consists of 4 Parts :
Single Cycle Processor
Multi Cycle Pipelined Processor (Without Forwarding)
Hazard Free Multi Cycle Processor (With Forwarding)
.coe TestCases
In order to run this project, you might need to regenerate memories for Instruction and Data Memory using IPCore in Xilinx ISE Tools. You can then load the coe files in your Instruction memory.
Single Cycle Processor
This part lacks unaligned load in memory and lh sh instructions.
Multi Cycle Processor
This part lacks jump instructions and lh, sh and unaligned load.
Multi Cycle with Forwarding Processor
This part lacks jump instructions and lh, sh and unaligned load.
This file consists of the main parts of our processor. Instruction Fetch is done using the generated Instruction Memory.
Instruction Decode is done using an always loop, Control Unit is also implemented as an always block, ALU has another always block on its own.
The forwarding multiplexers and forwarding unit has another always block.
Core_TB.v
This file is our testbench, it instantiates Core.v and generates clock and nrst signal in order for our Core module to work. You can then monitor the processor's behavior using either ISim or Modelsim.
reg_bank.v
This module is our register bank which reads asynchronously and writes on negative clk edge. We have modified our register banks to read on the clk edge for our pipelined versions.
IMem.v
This module is generated by IPCore Generator and is our Instruction memory. (Size: 32x64)
DMem.v
This module is generated by IPCore Generator and is our Data memory. We instantiate it four times in our Core module. (Size: 8x64)
*.coe
These are our instructions that will be loaded in Instruction Memory to be executed.
React
Typescript
Django
Laravel
Facebook
Microsoft
Google
Alibaba
D3
Tencent
