Designed and tested RISC multi-cycle processor implementation for a given instruction set in Verilog.
Used Altera DE0-Nano FGPA board.
Microproccesors Course, IIT-Bombay
- Vishrant Tripathi - 130070035
- Jitesh Gosar - 130070023
- Hemendra Meena - 130070019