loesterfranco Goto Github PK

parallel_search_for_maximum_weight

Maximum/Minimum binary tree finder

parse_yaml

a simple yaml parser implemented in bash

parser-spef

A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).

parser-verilog

A Standalone Structural Verilog Parser

particle-life

A simple program to simulate artificial life using attraction/reuplsion forces between many particles

partly-working-gcc-compiler-for-z80

A not yet really working compiler for z80 built on gcc 2.95.2

pasc

Parallel Array of Simple Cores. Multicore processor.

patternfly

This repo contains core (HTML/CSS) implementation for PatternFly. Issues related to CSS/HTML and layout should be filed here.

patternfly-design

Use this repo to file all new feature or design change requests for the PatternFly project

patternfly-react

A set of React components for the PatternFly project.

patterngen

Video Pattern Generator

pavr

pAVR

pc_fpga_com

PC-FPGA Communication Platform

pcb-checklist

Sign-off review checklist for PCB designs

pci

PCI bridge

pci_blue_interface

No description

pci_core

No description

pci_express_crc

PCI Express 16 bit CRC verilog file

pci_to_wb

PCI slave to WB master

pcie_ds_dma

PCIe_DS_DMA

pcie_mini

PCIe_mini (PCI-Express to Wishbone Bridge for Xilinx FPGAs)

pcie_sg_dma

PCIe SG DMA controller

pcie_vera_tb

PCI Express x1 16bit VERA testbench

pcounter

Pipelined Synchronous Pulse Counter

pdklite

pdp-11

A simulation to PDP-11 microprocessor with modelsim, The design is a micro-programmed based with an average of 9 clock cycles per instruction.

pdp-12

:computer: Simulation for the architecture of a processor inspired by the ideas of PDP-11 processor

pdp1

PDP-1 reimplementation

pdp8

PDP-8 Processor Core and System

pdp8l

Minimal PDP8/L implementation with 4K disk monitor system