neko14122 / design-and-verification-of-ldpc-decoder Goto Github PK
View Code? Open in Web Editor NEWThis project forked from biren15/design-and-verification-of-ldpc-decoder
- Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and parallel architecture. - Created modules for all variants of the variable node unit(VNU) and the check-node unit(CNU) based on the H matrix. Created script for module instantiation of VNU and CNU as per the H matrix. - Verified the functionality of the Verilog implementation by self-checking test-bench in Verilog to compare the results with Matlab.