The decoder is implemented according to a paper by Dilip V. Sarwate, Naresh R. Shanbhag (available on citeseer) and was used to verify a systolic VLSI implementation.
Not particularly efficient in terms of simulation time but well commented and may prove educational