Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible computation.
nitinm694 / risc-v-tensorcore Goto Github PK
View Code? Open in Web Editor NEWThis project forked from stillwater-sc/risc-v-tensorcore
Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
License: MIT License