pengmiao-usc / fpga-based-rnn-accelerator-using-vivado-hls Goto Github PK
View Code? Open in Web Editor NEWThis project forked from wenqijiang/fpga-based-rnn-accelerator-using-vivado-hls
This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code into Hardware Description Languages (HDL).