FSM, vhdl description and testbench, monitoring a digital lock (school project)
This repo contains the vhdl and testbench file describing the Finite State Machine diagram below, detailed report for this project (in French can be found in ./Rapport_SysEmb_EPT)
Result simulation wave on Vivado: