how to use Design compiler for report power,area and delay.
tutorial video: https://youtu.be/b9tqoEGeEP4
source codes of full adder :adder/source
design compilers command for synthesis : script.txt
saif file to use for power report made with vhdl code in :adder_modelsim
Feel free to as any quation. [email protected]