Building a simulator for the uPower ISA using Python
Integrating Verilog modules to build datapaths for MIPS and uPower ISAs
Team (alphabetical): Niranjan S Yadiyala (181CO136) Rajath C Aralikatti (181CO241) Shruthan R (181CO250) Varun NR (181CO134)