In this repository, I will add RTL design and testbench of high-speed UART, which is a serial communication protocol. This repository has 2 folders :
- sources: It contains design verilog code.
- sim: It contains test bench verilog code.
RTL Schematic :
Simulation Results: