An N-bit synchronous (clocked) counter hardware module with an asynchronous reset written in SystemC, VHDL and SystemVerilog. By default, N is set to 17.
vominhtribku / counter Goto Github PK
View Code? Open in Web Editor NEWThis project forked from anesbenmerzoug/counter
An N-bit counter module written in SystemC, VHDL and Verilog
License: MIT License