Giter VIP home page Giter VIP logo

Welcome!

I'm Joachim Strömbergson, an embedded and hardware focused IT security consultant living in Gothenburg, Sweden. Out of passion as well as professionally, I develop open hardware implementations of cryptographic functions such as ciphers, hash functions, message authentication functions, random number generators. Several of my cores have been used in ASIC and FPGA designs. Please check the status information in the README of the core you are interested in for its readiness and maturity.

For custom core development, adaptions to your specific needs and integration assistance, please contact me.

Secworks's github stats

Joachim Strömbergson's Projects

tang_nano_rng icon tang_nano_rng

Implementation of a high quality random number generator on the Tang Nano FPGA board

timer icon timer

A simple timer with prescaler written in Verilog

tracegen icon tracegen

A tool for generating synthetic traces with side-channel leakage.

trng icon trng

True Random Number Generator core implemented in Verilog.

tweetnacl icon tweetnacl

Python implementation of the TweetNaCl cryptograhic library

uart icon uart

A Universal asynchronous receiver/transmitter (UART) implemented in Verilog.

ubbefpga icon ubbefpga

Very simple HW design to test FPGA development using the Terasic DE0-Nano board

unacl_6502 icon unacl_6502

Test implementation/port of the uNaCl library to the 6502 cpu.

verilator_template icon verilator_template

(Hopefully) simple template for a Verilator SystemVerilog project with a usable testbench

verilog-covered icon verilog-covered

mirror and fork of verilog code coverage tool from http://hg.code.sf.net/p/covered/code

verilogtest icon verilogtest

Repo for test of HW implementations written in Verilog.

view_rnd icon view_rnd

A simple program for viewing random values as an image.

walltree icon walltree

A VHDL code generator for wallace tree multiplier

xchacha icon xchacha

Hardware implementation of the extended-nonce ChaCha stream cipher

xtea icon xtea

Verilog implementation of the xtea block cipher

xtea_6502 icon xtea_6502

6502 asm implementation of the xtea block cipher. Because why not.

Recommend Projects

  • React photo React

    A declarative, efficient, and flexible JavaScript library for building user interfaces.

  • Vue.js photo Vue.js

    🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.

  • Typescript photo Typescript

    TypeScript is a superset of JavaScript that compiles to clean JavaScript output.

  • TensorFlow photo TensorFlow

    An Open Source Machine Learning Framework for Everyone

  • Django photo Django

    The Web framework for perfectionists with deadlines.

  • D3 photo D3

    Bring data to life with SVG, Canvas and HTML. 📊📈🎉

Recommend Topics

  • javascript

    JavaScript (JS) is a lightweight interpreted programming language with first-class functions.

  • web

    Some thing interesting about web. New door for the world.

  • server

    A server is a program made to process requests and deliver data to clients.

  • Machine learning

    Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.

  • Game

    Some thing interesting about game, make everyone happy.

Recommend Org

  • Facebook photo Facebook

    We are working to build community through open source technology. NB: members must have two-factor auth.

  • Microsoft photo Microsoft

    Open source projects and samples from Microsoft.

  • Google photo Google

    Google ❤️ Open Source for everyone.

  • D3 photo D3

    Data-Driven Documents codes.